## IN THE DRAWING:

Please add new Figure 16, attached hereto.

## IN THE CLAIMS:

1

6

1

3

1

2

3

further including output drivers, coupled to an external bus, to output data on the bus, in response to the read request, synchronously with respect to an external clock [wherein the value which is representative of the delay time is stored in the register after power is applied to the device].

(Amended) The synchronous memory device of claim [151] wherein the value [which] is representative of a number of clock cycles of the external clock [the delay time is stored in the register after the memory device is reset].

(Amended) The synchronous memory device of claim 151 wherein, during an initialization sequence, the programmable register stores the value [which is representative of a delay time is stored in the register when the memory device is initialized].

(Amended) The synchronous semiconductor memory device of whol registr access
claim 151 wherein, in response to a set register request, the

3/3/1

1

2

3

6

7

8

9

10

11

12

programmable register stores the value [which is representative of a delay time is stored in the programmable register].

In claim 157, line 7 insert/--a-- before "first."

161. (Amended) The synchronous semiconductor memory device of claim 157 wherein, during an initialization sequence, the programmable register stores the value [which is representative of the programmable delay time is stored in the programmable register after the memory device is initialized].

Hist. (Amended) A synchronous semiconductor memory device having at least one memory section which includes a plurality of memory cells, the memory device comprising:

a programmable register to store a value which is representative of a number of clock cycles of an external clock to transpire before data is output onto an external bus in response to a read request [delay time after which the memory device responds to a read request]; and

a plurality of <u>output</u> drivers, <u>coupled to the bus</u>, to output data in response to the read request, wherein the <u>output</u> drivers output data on [a] the bus <u>after the number of clock cycles of the external clock transpire</u> [in accordance with the delay time].

wherein the value [which] is representative of a fraction or a whole number of clock cycles of the external clock [the delay time is stored in the register after power is applied to the device].

wherein, during an initialization sequence, the programmable register stores the value [which is representative of a delay time is stored in the register when the memory device is initialized].

(Amended) The synchronous semiconductor memory device of control register access claim for wherein, in response to a set register request, the programmable register stores the value [which is representative of a delay time is stored in the programmable register].

(Amended) A method of controlling the operation of a synchronous semiconductor memory device wherein the memory device includes a register, the method comprising:

providing a time delay value to the memory device;

storing [a] the time delay [time-delay] value in the register in the memory device, wherein the time delay [time-delay] value is [being] representative of a time delay after which the memory device responds to a transaction request.

In claim 174, on line 1, delete "the step of".

Please add the following claims:

1 A method of operation of a semiconductor memory device

wherein the memory device includes a programmable register, the

3 method comprising:

receiving a time delay value, wherein the time delay value is representative of a number of clock cycles of an external clock to transpire before data is output onto an external bus in response to a read request; and

storing the time delay value in the register.

The method of claim 377 further including receiving a set negistr access register request wherein, in response to the set register request, the register stores the time delay value.

The method of claim 178 further including receiving the control register access
set register request and the time delay value in one request

3 packet.

3

1

1

2

3

least one memory section which includes a plurality of memory cells, the integrated circuit device comprising:

a programmable register to store a value which is representative of a number of clock cycles of a clock to transpire before data is output onto a bus in response to a read request; and a plurality of output drivers, coupled to the bus, to output data in response to the read request, wherein the output drivers output data on the bus after the number of clock cycles of the

clock transpire and synchronously with respect to the clock.

The integrated circuit device of claim 180 wherein the value is representative of a fraction or a whole number of clock cycles of the clock.

The integrated circuit device of claim 180 wherein, during an initialization sequence, the programmable register stores the value.

33 30 wherein the integrated circuit device of claim 180 wherein the integrated circuit device stores the value in the register in control register access response to a set register request.